JPH0137778B2 - - Google Patents

Info

Publication number
JPH0137778B2
JPH0137778B2 JP55091427A JP9142780A JPH0137778B2 JP H0137778 B2 JPH0137778 B2 JP H0137778B2 JP 55091427 A JP55091427 A JP 55091427A JP 9142780 A JP9142780 A JP 9142780A JP H0137778 B2 JPH0137778 B2 JP H0137778B2
Authority
JP
Japan
Prior art keywords
memory
access request
copy
central processing
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55091427A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5717067A (en
Inventor
Teruaki Takegawa
Akihiko Suzuki
Kenichi Naka
Joichi Futaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP9142780A priority Critical patent/JPS5717067A/ja
Publication of JPS5717067A publication Critical patent/JPS5717067A/ja
Publication of JPH0137778B2 publication Critical patent/JPH0137778B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP9142780A 1980-07-04 1980-07-04 Conflict control system of common memory Granted JPS5717067A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9142780A JPS5717067A (en) 1980-07-04 1980-07-04 Conflict control system of common memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9142780A JPS5717067A (en) 1980-07-04 1980-07-04 Conflict control system of common memory

Publications (2)

Publication Number Publication Date
JPS5717067A JPS5717067A (en) 1982-01-28
JPH0137778B2 true JPH0137778B2 (en]) 1989-08-09

Family

ID=14026067

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9142780A Granted JPS5717067A (en) 1980-07-04 1980-07-04 Conflict control system of common memory

Country Status (1)

Country Link
JP (1) JPS5717067A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0721747B2 (ja) * 1983-03-31 1995-03-08 富士通株式会社 磁気ディスク制御装置におけるスキャン方式
KR100599752B1 (ko) 2004-06-23 2006-07-12 삼성에스디아이 주식회사 이차 전지와 이에 사용되는 전극 조립체

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5384656A (en) * 1976-12-30 1978-07-26 Fujitsu Ltd Precedence control system

Also Published As

Publication number Publication date
JPS5717067A (en) 1982-01-28

Similar Documents

Publication Publication Date Title
EP0397476B1 (en) Error logging data storing system
US5146607A (en) Method and apparatus for sharing information between a plurality of processing units
US5841963A (en) Dual information processing system having a plurality of data transfer channels
US4381542A (en) System for interrupt arbitration
US5235687A (en) Method for replacing memory modules in a data processing system, and data processing system for performing the method
EP0057275B1 (en) Digital data storage system
US5557753A (en) Information processing unit having a multiplexed bus and a bus control method therefor
US7191359B2 (en) Fail-safe controller
JPH0137778B2 (en])
GB1600174A (en) Data processing system
US6216189B1 (en) Error master detector
US6625678B1 (en) Livelock avoidance method
JP3127941B2 (ja) 二重化装置
US5175832A (en) Modular memory employing varying number of imput shift register stages
JPS63231652A (ja) 制御システムにおけるメモリコピ−方式
JPH08202672A (ja) 分散型マルチプロセッシングシステム
JPH0238969B2 (en])
EP0626647B1 (en) Copying apparatus for carrying out a copying operation between an active processing system and a stand-by one
JPS633351B2 (en])
JPS6017137B2 (ja) 二重化メモリのデ−タ複写方式
CN1004945B (zh) 地址控制装置
JPH0562384B2 (en])
JPS584427A (ja) 複数のシリアルバスル−プを有するマルチコンピユ−タシステム
KR0146521B1 (ko) 멀티프로세서 시스템에 있어서의 버스프로토콜 제어기와 데이타 전송방법
JP3012402B2 (ja) 情報処理システム